fifo appears to be working, more extensive testing required. So did the altera fifo have a read latency? The LPM_RAM has a two cycle latency, which isn't a big issue. It means one line will take 642 cycles to read instead of 640 Jeff --